ECE 3274
MOSFET CS Amplifier Project
Richard Cooper

1. Objective
This project will show the biasing, gain, frequency response, and impedance properties of the MOSFET common source (CS) amplifiers.

2. Components

<table>
<thead>
<tr>
<th>Qty</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2N7000 MOSFET Transistor</td>
</tr>
</tbody>
</table>

3. Introduction
The circuit are shown in Figures 1. The common source CS amplifiers, like all MOSFET amplifiers, have the characteristic of high input impedance. The value of the input impedance for the amplifier is limited only by the biasing resistors $R_{g1}$ and $R_{g2}$ for $R_{in} < 1M\Omega$. Values of $R_{g1}$ and $R_{g2}$ are usually chosen as high as possible to keep the input impedance high. High input impedance is desirable to keep the amplifier from loading the signal source. One popular biasing scheme for the CS configurations consists of the voltage divider $R_{g1}$ and $R_{g2}$. This voltage divider supplies the MOSFET gate with a constant dc voltage. This is very similar to the BJT biasing arrangement described in common emitter amplifier. The main difference with the BJT biasing scheme and MOSFET is that ideally no current flows from the voltage divider into the MOSFET.

The CS MOSFET amplifiers can be compared to the CE BJT amplifiers respectively. Like the CE amplifier, the CS amplifier has negative voltage gain and output impedance approximately equal to the drain resistor in parallel with MOSFET drain to source resistance ($R_d \parallel r_o$). The corner frequencies of the CS frequency response can also be approximated using the short circuit and open circuit time constant methods.

The 2N7000 MOSFET used in this project are an n-channel enhancement-type MOSFET. For the enhancement-type MOSFET, the gate to source voltage must be positive and no drain current will flow until $V_{GS}$ exceeds the positive threshold voltage $V_{TN}$. $V_{TN}$ is a parameter of each particular MOSFET and is temperature sensitive. This parameter sensitivity to temperature is one reason for establishing a stable dc bias. The 2N7000 MOSFET data sheet lists the minimum and maximum values of $V_{TN}$ as 0.8 V and 3.0 V respectively.

The MOSFET can be easily damaged by static electricity, so careful handling is important.

You should refer to your lab lecture notes, your Electronics II Lecture notes, your textbook, the course website, and other reference material to determine how best to design your amplifier. This lab is intended as a design project and not as a step-by-step guide.
4. Requirements
Your common-source amplifier design must meet the following requirements.

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Gain</td>
<td>$</td>
</tr>
<tr>
<td>Low Frequency Cutoff</td>
<td>Between $100$ Hz and $300$ Hz</td>
</tr>
<tr>
<td>High Frequency Cutoff</td>
<td>Between $20$ kHz and $200$ kHz</td>
</tr>
<tr>
<td>Input Impedance</td>
<td>Between $5k\Omega$ and $10k\Omega$</td>
</tr>
<tr>
<td>Output Voltage Swing</td>
<td>$4.0$ V_{pp}</td>
</tr>
<tr>
<td>Load Resistance</td>
<td>$5.6$ kΩ</td>
</tr>
<tr>
<td>Power Supply Voltage</td>
<td>$12$ V_{dc}</td>
</tr>
</tbody>
</table>

Table 1. Common-source amplifier requirements.

5. Prelab Design Project: Include your CRN on your perlab.
For this project, you will design the common source amplifier. These circuits are shown in Figure 1. You should refer to your class notes, textbook, instructor, and other reference material to help you design the circuits. Start with the output requirement calculate the $V_{out\text{peak}}$. DC design and then move onto the AC design.

Table 2. Fixed component values.
5.1 DC Bias
Begin by designing the DC bias networks for the amplifiers. You will start by examining the output requirements to select the Q-point, set Vs to 2V to 3V for the CS amplifier. Once you have designed the DC bias network, use the transistor characteristics for the 2N7000 transistor to determine the transistor parameters from the curves for where you are operating. If the Q-point falls close to a curve use the curves above and below that curve to find the gm. Note that there is no single correct answer and that your design may differ significantly from your colleagues’. You should show all work and walk through all calculations. You must calculate and show all of the following values for the amplifier.

<table>
<thead>
<tr>
<th>Component Values</th>
<th>Device Parameters</th>
<th>Voltages and Currents</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{G1}$</td>
<td>$V_{TN}$</td>
<td>$V_{DS}$</td>
</tr>
<tr>
<td>$R_{G2}$</td>
<td>$r_o$</td>
<td>$V_{GS}$</td>
</tr>
<tr>
<td>$R_s$</td>
<td>$g_m$</td>
<td>$V_S$</td>
</tr>
<tr>
<td>$R_{Sb}$</td>
<td></td>
<td>$I_D$</td>
</tr>
<tr>
<td>$R_D$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3. DC Bias and Amplifier Parameters

5.2 AC Design
Design the ac characteristics of the amplifier. You must calculate and show all of the following values. You will need to calculate a value for Rsf other than zero if you are to design for a voltage gain (Av). The high frequency cutoff is controlled by $\text{Chi and Chi2} = 1/(2 \pi \text{ FH'} \text{ Req})$. Because we will set the all poles for the high frequency break point at the same frequency. We will use the bandwidth shrinkage formula to adjust the frequency of each pole

$$BW_{shrinkage} = \sqrt{2^{1/n} - 1}$$

where (n) number of high frequency poles at the same frequency.

FH’ = (FH) / (BWshrinkage ) where n =2.
Fch1 = Fch2 = FH' Each break point
Chi = 1/(2π Fch1 Rch1)     Chi2 = 1/(2π Fch2 Rch2)

The low frequency cutoff is controlled by $\text{Cin, Cout, and Cs} = 1/(2 \pi \text{ FL'} \text{ Req})$. Because we will set the all zeros for the low frequency break point at the same frequency.
We will use the bandwidth shrinkage formula to adjust the frequency of each zero

$$BW_{shrinkage} = \sqrt{2^{1/n} - 1}$$

Where (n) number of low frequency zeros at the same frequency.

For the CS there are 3 low frequency capacitors Cin, Cout, and Cs so use

FL’ = (FL’*(BWshrinkage ) where n =3.
Fcin = Fcout = Fcs = FL’ Each break point.
Cin = 1/(2π Fcin Rci)     Cout = 1/(2π Fcout Rcout)     Cs = 1/(2π Fcs Rcs)

<table>
<thead>
<tr>
<th>Component Values</th>
<th>Amplifier Parameters</th>
<th>Voltages, Currents, and Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{in}$</td>
<td>Voltage Gain</td>
<td>$v_{in}$</td>
</tr>
<tr>
<td>$C_{out}$</td>
<td>Current Gain</td>
<td>$v_{out}$</td>
</tr>
<tr>
<td>$C_S$</td>
<td>Power Gain (in dB)</td>
<td>$i_{in}$</td>
</tr>
<tr>
<td>$C_{hi}$</td>
<td>Low Frequency Cutoff</td>
<td>$i_{out}$</td>
</tr>
<tr>
<td>$C_{hi2}$</td>
<td>High Frequency Cutoff</td>
<td>$p_{in}$</td>
</tr>
<tr>
<td></td>
<td>Input Resistance</td>
<td>$p_{out}$</td>
</tr>
</tbody>
</table>

Table 4. Small Signal (ac) Amplifier Parameters
5.5 Computer-aided Analysis (25 points)
Once you have completed your two amplifier designs, use LTspice to analyze their performance. You will need to install 2N7000 model for LTspice it is available from the class web site. Note: Must include LTspice schematics. Generate the following plots:

(a) A time-domain plot of the input and output, with the output voltage of 2.0V\textsubscript{pk} (CS) at 5 kHz. The output should not have any distortion or clipping. Calculate the midband gain. Remember the gain is Vout/Vin not Vout/V\textsubscript{gen}, and indicate it on the plot. Compare this to your calculated values.

(b) An FFT of your time-domain waveform. Circle and indicate the height of any strong harmonics, in dB relative to your fundamental frequency at 5 kHz.

(c) A frequency sweep of the amplifier from 10 Hz to 1 MHz. Indicate the high and low break point frequencies on the plot (these should correspond to the half-power, or 3dB below midband points). Compare these to your calculated values.

6. Lab Procedure
You must test your 2N7000 MOSFET with the curve tracer before build your experiment.
Set curve trace to N-FET, Is Max = 10mA, V\textsubscript{ds} max =10V, V\textsubscript{g}/step = 0.1V, Offset = 1.8V, R\textsubscript{load} = 0.25Ω, N Steps = 10. Use any socket they are wired in parallel, S = E, G = B, and D = C of the sockets.

6.1. Construct the CS amplifier shown in Figure 1. Remember that R\textsubscript{gen} = 50Ω is internal to the function generator F\textsubscript{gen} = 5kHz. Record the values of the bias network resistors and the capacitors you used in the circuit. R\textsubscript{L} = 5.6kΩ

6.2. Measure the following values:
**Turn off** the function generator output when measuring the DC bias point.

(a) Q-point: V\textsubscript{GS}, V\textsubscript{DS}, V\textsubscript{S}, V\textsubscript{G}, V\textsubscript{D}, and I\textsubscript{D} (measure voltage across a known resistor).

**Turn on** the function generator output, measure at 5kHz.

(b) Voltage, current, and power gains.

(c) Maximum undistorted peak-to-peak output voltage.

(d) THD% of output waveform (add distortion step) from basic scope capture. Add step – Analysis – Frequency Domain Measurement - Distortion

(e) Input and output resistance at 5kHz.

**AC sweep**

(f) Low and high cutoff frequencies and BW (half power point) AC sweep.

Recall that input impedance is given by R\textsubscript{in} = V\textsubscript{in}/i\textsubscript{in} where i\textsubscript{in} = V\textsubscript{Ri} / R\textsubscript{i}, output impedance is given by R\textsubscript{out} = (V\textsubscript{oc}−V\textsubscript{load})/i\textsubscript{load}, voltage gain is given by A\textsubscript{v} = v\textsubscript{out}/v\textsubscript{in}, and current gain is given by A\textsubscript{i} = i\textsubscript{load}/i\textsubscript{in}.

Additionally, plot the following:

(a) Input and output waveform at the maximum undistorted value. At 5kHz

(b) Power spectrum (add step) showing the fundamental and first few harmonics. At 5kHz Add step – Analysis – Frequency Domain Measurement – Power Spectrum

(c) Frequency response (ACsweep) from 10 Hz to 1 MHz set the input voltage (generator output) to a value that does not cause distortion across the entire passband of the amplifier.
6.3. Replace the load resistor, RL, with a 560Ω and a 27kΩ resistor, and measure the maximum output swing and voltage gain **without clipping**. Comment on the loading effect, and remember to change back to a 5.6kΩ load resistor after this step.
Remember to include units for all answers and to label all printouts. There are a total of four printouts in this lab. Only one set of printouts is required per group.

You must test your 2N7000 MOSFET with the curve tracer before build your experiment.
Set curve trace to N-FET, Is Max = 10ma, Vds max =10V, Vg/step = 0.1V, Offset = 1.8V, Rload=0.25Ω, N Steps = 10. Use any socket they are wired in parallel note: S = E, G = B, and D = C.

6.1. Common source amplifier component values

<table>
<thead>
<tr>
<th>$R_{G1}$:</th>
<th>$R_{G2}$:</th>
<th>$R_D$:</th>
<th>$R_{Sf}$:</th>
<th>$R_{SS}$:</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{in}$:</td>
<td>$C_{out}$:</td>
<td>$C_S$:</td>
<td>$C_{ni}$:</td>
<td>$C_{ni2}$:</td>
</tr>
<tr>
<td>$R_L$:</td>
<td>$R_i$:</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6.2. Common-source amplifier. There are 4 printouts (Vin, Vout, Power spectrum, and ACsweep). Fgen = 5kHz.

DC Q-Point: $V_{GS}$: ______ $V_{DS}$: ______ $I_D$: ______
Gain: Voltage: ______ Current: ______ Power: ______
Voltage Output: Max: ______ THD%: ______
Vin: $V_{in}$: ______ $V_{RI}$: ______ In: ______
Vload: ______ $I_{load}$: ______ Voc: ______
Resistance: Input: ______ Output: ______
Frequency Response: Low: ______ High: ______ BW: ______

6.3. Common-source amplifier with a variable load resistor. There are no printouts here.
560Ω Resistor:
Gain: Voltage: ______ Current: ______ Power: ______
Voltage Output: Max: ______

27kΩ Resistor:
Gain: Voltage: ______ Current: ______ Power: ______
Voltage Output: Max: ______