TTL LOGIC and RING OSCILLATOR TTL

We will examine two digital logic inverters. The first will have a passive resistor pull-up output stage. The second will have an active transistor and current limit resister output stage.

The third circuit will use an odd number of integrated circuit (IC) inverters connected in a loop to produce a free running oscillation frequency based on the time delay of the inverters.

PreLab: Single transistor Inverter Part 1

PART 1. Build in LTspice a TTL logic inverter with Vcc = 5Vdc. Rload = $1k\Omega$


A1.Set Vin = 5V so that the output is Low. Now run a Bias Point simulation (.OP) on the circuit.

What is the output current through the load? What is the output voltage?

A2. Set Vin = 0V so that the output is High. Now run a Bias Point simulation (.OP) on the circuit.


What is the output current through the load? What is the output voltage?

B1. Run a DC sweep from 0V to 5V on the input Vin while observing the change in the output Vout. What input voltage does the inverter switch at measured at the 50% of difference between Vout Max and Vout Min point?



Single transistor inverter

PreLab: TTL Inverter Part 2



TTL Inverter

Vcc = 5Vdc

Rb1 = 3.9k, Rc2 = 1.5k, Re2 = 1k, Rc3 = 120, Rload = 1k and, D1 = 1N4148

Part 2: TTL inverter

A1. Change Vin = 5V so that the output is low. Now run the .OP simulation on the circuit. Rload = $1k\Omega$. What is the output current through the load? What is the output voltage?

A2. Change Vin = 0V so that the output is High. Now run the .OP simulation on the circuit. Rload = $1k\Omega$. What is the output current through the load? What is the output voltage?

A3. Now change the Rload to $47K\Omega$. Run the .OP simulation on the circuit. Observe the output current through the load. Run A1, and A2 again. What changes do you notice in the current? What changes do you notice in the output voltage?

B1. Run a DC sweep from 0V to 5V on the input Vin while observing the change in the output Vout. What input voltage does the TTL inverter switch at measured at the 50% of difference between Vout Max and Vout Min point?

Prelab: Ring Oscillator Part 3

Go to the web and get a copy of a data sheet for a TTL 74LS04 hex inverter. What is the propagation delay of a single inverter section?


Setup each inverter parameters:

Low voltage level Vlow = 0.2, Hight voltage level Vhigh = 4.0,


Rise time Trise = 8nS, Fall time Tfall = 4nS, Delay time Td = 2nS.

Add an initial condition Spice directive. IC V(vout) = 0 on the schematic.

Build the inverter Ring Oscillator shown below in LTspice use a generic inverter (inv) under. LTspice > components > digital > inv. Select the transient simulation from 0nS to 100nS Timestep 0.1nS, and uncheck Start external DC supply voltages at 0V, and uncheck skip initial operating point solution. Graph the output waveform and label your graph to be turned in. What is the amplitude and frequency?



LTspice Ring oscillator



Required Attachments: (8 total)

DC Sweep of inverter and list of .OP voltage and currents (3 attachments)

TTL logic inverter schematic with list of .OP voltages and currents of $1k\Omega$ (2 attachments)

TTL logic inverter schematic with list of .OP voltages and currents of 47K Ω (2 attachment)

Waveform output of ring oscillator: Remember to uncheck box "Skip initial operating Point solution". (1 attachment)

Lab Exercise


Experiment TTL

TTL Logic and Ring Oscillator

1. Build the single transistor inverter circuit with Vcc = 5Vdc.

Perform a DC sweep: sweep Vin from 0V to 5V step size = 100mV on Vin.

- A. Capture and save the output voltage (Vout) of the circuit with Rload = $1K\Omega$.
- B. Repeat with Rload = $47K\Omega$




Single transistor inverter

Vcc = 5Vdc, Rb = 1k Ω , Rc = 2.2k Ω , Rload = 1k Ω , or Rload = 47K Ω

2. Build the **TTL inverter** circuit with Vcc = 5Vdc.

Perform a DC sweep: sweep Vin from 0V to 5V step size = 100mV on Vin.

- A. Capture and save the output voltage Vout of the circuit with Rload = $1K\Omega$.
- B. Repeat with Rload = $47K\Omega$.



TTL Inverter

Vcc = 5Vdc

Rb1 = 3.9k, Rc2 = 1.5k, Re2 = 1k, Rc3 = 120, Rload = 1k and, D1 = 1N4148

Compare the two output voltage graphs. At what input voltage level do you notice that the output makes the transition from logic 1 (high) to logic 0 (low) for the three inverters?

Transition Voltage = Vin when Vout = 50% of the (Vout max - Vout min) where Vout transitions from Vout = 50% of the (Vout max - Vout min) where Vout transitions

Compare the 4 output voltage graphs. When the output is in the logic 1 (high) state, what differences in maximum voltage level do you notice for the two inverters circuits?

3. Build the inverter **Ring Oscillator** shown in your pre-lab. Use 2 10X scope probe to observe the oscillator output (pin 6) on the oscilloscope (**2 to 5 complete cycles**) Time base = 20nS / Div. The 10X probe will help to reduce capacitance in the input cable. Save this waveform.

Vcc = 5v Pin 14, Ground on Pin 7.

What is the output frequency of the Ring Oscillator? How does this measured frequency compare with the LTspice frequency?

Use the measured frequency to determine the propagation delay of the inverters in 74LS04 inverter chip. How does the measured propagation delay compare with the data sheet spec? Remember there are 3 inverters. Divide the period by the number of propagation delays in the ring oscillator.

TTL LOGIC and RING OSCILLATOR Data Sheet

Name:		Name:	Date:
Bench #	Instructor:	Class time,	day:
•	ransition Voltages for when Vout transitions		Voltage = Vin when Vout= 50%
1. Single trans	sistor inverter		
DC sweep of V	out, Rload = 1K inclu	de plot	
Input Transition	voltage:	Max output Voltage:	
DC Sweep of V	out, Rload = 47k inc	lude plot	
Input Transition	Noltage:	Max output Voltage:	
2. TTL inverte	r		
DC sweep plot	Vout, Rload = 1K inc	lude plot	
Input Transition	n Voltage:	Max output Voltage:	
DC Sweep plot	Vout, Rload = 47k in	clude plot	
Input Transition	n Voltage:	_ Max output Voltage:	
3. Ring Oscilla	ator		
5. Frequency m	neasured in lab	Frequency from	LTspice
6. Measured pr	opagation delay per i	nverter	
Stated propaga	ition delay range from	n data sheet per inverter	
Required Attac	chments: (5 Total)		
Output of Single	e transistor inverter (2	2 plots). Rload of 1K and 47k.	
Output of TTL I	nverter (2 plots). Rloa	ad of 1K and 47k.	
Scope capture	of ring oscillator outp	ut Vout (2 to 5 complete cycle	es) set time to 200nS