## Common Drain (CD) Design

Designing procedure of common drain MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements. It leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.


For common drain configuration, the circuit diagram in CD Fig.1. The small signal equivalent model in CD Fig. 3.

For this configuration, same steps are involved for the calculation of Rg1, Rg2 and Rs with few minor changes. Note that Rd is absent in this case and we have added an isolation resister Riso because of the capacitive loading of Chi2.

## CD Part 1: Measure the device parameters

We need to estimate a Q-point to find an estimate for Vds(sat), ro and gm.
For the design of the amplifier, the 3 parameter values required are $r_{0}$ and $g m$. Derived from the transistor characteristics curve shown in CD Fig.2, one can set an approximate Q-point (V) $V_{D S}$ and $\mathrm{I}_{\mathrm{D}}$ ) in the active region and measure ro and gm. We will solve for $\mathrm{V}_{\mathrm{Ds}}$ and estimate $\mathrm{I}_{\mathrm{D}}$.

Step CD 1.1: Estimate the $I_{D}$ collector current Q-point
For an estimated $I_{D}$ Q-point use $I_{D} \approx 2 . \mathbf{7}^{*} I_{\text {load }}$ this is not the solution to your design Q-point. We can use an estimated $I_{D}$ because ro and gm will not very much with small changes in Q-point.

Step CD 1.2: The saturated $V_{D S}$ voltage $V_{D S \text { sat: }}$ From the curves CD Fig. 2 estimate $V_{D S}$ (sat) the point where the curve begins to flattens out $\approx 1.0 \mathrm{Vdc}$

Step CD 1.3: Calculate the midpoint $V_{S}$ and $V_{D S}$ : Step CD 2.1
We will start with $\mathrm{V}_{\mathrm{s}}(\max )$ and $\mathrm{V}_{\mathrm{s}}(\min )$.
VoutSource $=$ Vout $+I_{\text {Load }}{ }^{*}$ Riso $\quad$ AC signal Vout at the source terminal.
$V_{S}(\max )=$ Vdd $-V_{D S}$ sat $-($ VoutSource $+20 \%$ VoutSource $)$
$V_{S}($ min $)=V s s+$ VoutSource $+20 \%$ VoutSource
$\mathrm{V}_{\mathrm{S}}=\left(\mathrm{V}_{\mathrm{S}}(\max )+\mathrm{V}_{\mathrm{S}}(\min )\right) / 2 \quad$ Midpoint $\mathrm{V}_{\mathrm{S}} \mathrm{Q}$-point
$V_{D S}=V_{D}-V_{S}$
Step CD 1.4: Find ro, gm, and Vgs.
Plot the estimated Q-point ( $\mathrm{V}_{\mathrm{Ds}}, \mathrm{I}_{\mathrm{D}}$ ) on the MOSFET characteristics curve.
$r o=\Delta V_{D S} / \Delta l_{D}$ the slope of a line thru the estimated Q-point
$\mathrm{gm}=\Delta \mathrm{I}_{\mathrm{D}} / \Delta \mathrm{V}_{\mathrm{GS}}$ measured around the estimated Q-point this is the gain of the transistor.
Vgs = the Vgs cure closet to your estimated Q-point

## CD Part 2: Find the Q-point start here if given Vds, Id, Vds(sat), ro, and gm.

## CD Step 2.1: Derive Vs Q-point

We will start with $\mathrm{V}_{\mathrm{s}}(\max )$ and $\mathrm{V}_{\mathrm{s}}(\min )$.

$$
\begin{aligned}
& \text { VoutSource }=\text { Vout }+I_{\text {Load }} * \text { Riso } \quad \text { Vout at the source } \\
& V_{S}(\max )=V d d-V_{D S} \text { Sat }-(\text { VoutSource }+20 \% \text { VoutSource }) \\
& V_{S}(\min )=V s s+V o u t S o u r c e+20 \% \text { VoutSource } \\
& V_{S}=\left(V_{S}(\max )+V_{S}(\min )\right) / 2 \quad \text { Midpoint } V_{S} \text { Q-point } \\
& V_{D S}=V_{D}-V_{S}
\end{aligned}
$$



CD Figure 1: MOSFET Common Drain CD configuration

TEKTRONIX 571 Eurve Trares


CD Figure 2: CD MOSFET curve.


CD Figure 3: Small signal equivalent model for common drain model

## CD Part 3: Determine bias resistors

CD Step 3.1: Now find the value of Rs and $I_{s}$
We need a higher VoutSource then Vout because of voltage divider Riso, Rload.
VoutSource $=$ Vout $*($ Rload + Riso) $/$ Rload $=$ Vout + ILoad *Riso
The DC equation: $\quad \mathrm{V}_{\mathrm{Rs}}=\left(\mathrm{V}_{\mathrm{s}}-\mathrm{Vss}\right)=$ Rs $\mathrm{I}_{\mathrm{s}}$ Voltage across Rs
The AC equation: $\quad$ VoutSource $=\mathrm{i}_{\mathrm{s}}(\mathrm{Rs} \|$ ro ||( Rload + Riso) )
Combined equation: $\quad$ VoutSource $=\mathrm{V}_{\text {Rs }}($ ro || (Rload + Riso) $) /($ Rs $+($ ro || (Rload + Riso) $))$
Rs $=\frac{\mathrm{V}_{\mathrm{RS}}}{\mathrm{V}_{\text {out }} \text { Source }+20 \% \mathrm{~V}_{\text {out }} \text { Source }}($ ro $\|($ Rload + Riso $))-($ ro \| (Rload + Riso $\left.)\right) \quad$ Rearrange combined equation
Calculate Is
$I_{S}=I_{D}=V_{R S} / R s=(V s-V s s) / R s$
Check the power ( $\mathrm{Is}^{\wedge} 2 \mathrm{Rs}$ ) in the Rs if it is greater than 250 mW to use two source resistors to equal your design value (Rs) ether in series or parallel.

CD Step 3.2: Calculate Rg1, Rg2. Set Rin to desired value
$V_{G}=V_{S}+V_{S G}$
Rin desired $=$ RinW
Rin2W = RinW - Ri
Rg1 = (Vdd - Vss)/ (VG -Vss$)$ Rin2W
$\mathrm{Rg} 2=\mathrm{Rg} 1(\mathrm{Vg}-\mathrm{Vss}) /(\mathrm{Vdd}-\mathrm{Vg})$

Check Rin meets requirements
Rin2 = Rg = Rg1 || Rg2
$\operatorname{Rin}=R i+R i n 2$

## CD Part 4: Calculate Rin, Rout, Av, and Ai <br> CD Step 4.1: Input Impedance:

Rin2 $=R g=R g 1| | R g 2$
Rin $=\operatorname{Rin} 2+R i$

## CD Step 4.2: Output Impedance

Rout = ( Rs || ro || (1/gm ) )+ Riso

## CD Step 4.3: Calculation of Av Voltage Gain

Referring to CD Fig.3, let us find $\frac{v_{\text {out }}}{v_{\text {in }}}$ which would be a key step in calculating Av.
$\operatorname{Rin}=R i+R i n 2$
$\operatorname{Rin} 2=R g=R g 1| | R g 2$

Rout $=(\operatorname{Rs}| |$ ro || $(1 / \mathrm{gm}))+$ Riso Looking into the CD amp output.

VoutSource = gm Vsg (Rs || ro || (Rload + Riso)) Voltage across Rload + Riso.

Vout $=$ VoutSource * (Rload / (Rload + Riso) ) Voltage divider to Vout from VoutSource.

Voltage at the function generator $\quad$ Vin $=\operatorname{Vin} 2($ Rin $/$ Rin2 $)$

Voltage at the Gate $\quad$ Vin2 $=$ Vgs + VoutSource $A C$ equation.

Vin2 = Vgs + gm Vgs (Rs || ro || (Rload + Riso)) = Vgs ( 1 +gm(Rs || ro || (Rload + Riso)) )

Av3 = VoutSource / Vin2= gm (Rs || ro || (Rload+ Riso)) / (1 +gm(Rs || ro || (Rload+ Riso) )

Av $=$ Vout $/$ Vin $=(\operatorname{Rin} 2 / \operatorname{Rin}) *($ Rload $/($ Rload + Riso $) ~) ~ A v 3$

Thus, the voltage gain should be close to 1 . Hence, the output follows the input. So, the Common Drain configuration also known as Source follower.

## CD Step 4.4: Current Gain

$$
\mathrm{Ai}=\frac{\mathrm{Iload}}{\mathrm{Iin}}=\frac{\mathrm{Vout} / \mathrm{Rload}^{\mathrm{V}} / \mathrm{Vin}_{\text {Rin }}}{\mathrm{Vin}} \frac{\mathrm{Rin}}{\text { Rload }}
$$

## CD Step 4.5: Power gain

$$
\begin{aligned}
& G=\text { Pout } / \text { Pin }=\text { Vout } * \text { lload } / \text { Vin * } \operatorname{lin}=A v * A i \\
& \text { In decibels } G_{d B}=10 \log (A v * A i)
\end{aligned}
$$

## CD Step 4.6: Vin and Voc of Vgen

Input signal level needed to produce the required output voltage.
Vin $=$ Vout $/ A v$

The open circuit voltage of the generator to produce the required output voltage.
Because of Voltage divider because the output impedance of the Rgen $=50 \Omega$
Vgen $=$ Vin (Rgen + Rin) / Rin
Use this value in LTspice and the laboratory Function generator

## CD Part 5: Frequency response.

The capacitor values can be calculated as before, the only difference being $n=2$ for low pass calculations since we are using two capacitors instead of 3 .
With the Q-point set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select $\mathrm{C}_{\mathrm{in}}$, and $\mathrm{C}_{\text {out }}$ which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it $f_{L}$. Two capacitors will introduce 2 zeros in the transfer function of the system. Because we will set 2 zeros at the same frequency we must use the Band Width Shrinkage factor.

BWshrinkage $=\sqrt{2^{\frac{1}{n}}-1} \quad \mathrm{n}=2$
Where n is the number of zeros for low frequency breakpoints at same frequency.

Setting 2 frequencies equal, we get,
$\mathrm{f}_{\text {Cin }}=\mathrm{f}_{\text {cout }}=\mathrm{f}_{\mathrm{L}} \sqrt{2^{1 / 2-1}}=\mathrm{FL}$ * BWshrinage
Find the C for each breakpoint $\mathrm{f}_{\text {Cin }}$, and $\mathrm{f}_{\text {cout }}$, where $\mathrm{n}=2$.
$\mathrm{C}=\frac{1}{2 \pi f_{\mathrm{C}}(\mathrm{R} \mathrm{seen} \mathrm{by} \mathrm{C})}$
Where $C$ is the capacitor that sets the breakpoint $f_{c}$
$R$ is the Thevenin equivalent resistance seen by the capacitor.
The following table enlists the particular expressions.

| Rsig | Rgen+Ri |
| :--- | :---: |
| $\mathrm{C}_{\text {in }}$ | Rsig + Rin2 |
| Cout | RLoad + Rout |
| $\mathrm{C}_{\text {hi }}$ | Rsig \|| Rin2 |
| Chi2 | Rout \|| Rload |

## CD Table 1: Resistance Seen By Capacitors

Chi, and Chi2 on the contrary, sets the high cut-off frequency $f_{H}$ which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with $n=2$. We need only to find a two poles at $F_{h} /$ bandshrinage $=f_{\text {chi }}=f_{\text {ch2 }}$ to set the high frequency cutoff.

Set Fchi $=$ Fchi2 $=$ Fh $/ \sqrt{2^{1 / 2-1}}=\mathrm{FH} /$ BWshrinkage
Rin2 = Rg1 || Rg2
R seen by $\mathrm{C}_{\mathrm{hi}} \quad \mathrm{R}_{\mathrm{Chi}}=(\mathrm{Rgen}+\mathrm{Ri})| | R i n 2$

$$
\mathrm{C}_{\mathrm{hi}}=\frac{1}{2 \pi \mathrm{f}_{\mathrm{Chi}}\left(\mathrm{R} \mathrm{seen} \mathrm{by} \mathrm{C}_{\mathrm{hi}}\right)}
$$

R seen by $\mathrm{C}_{\text {hi2 }} \quad \mathrm{R}_{\text {chi2 }}=$ Rout || Rload
$C_{\text {hi2 }}=\frac{1}{2 \pi f_{\text {Chi2 }}\left(\text { R seen by } \mathrm{C}_{\text {hi2 }}\right)}$

