## ECE 3274 MOSFET amplifier design.

Setion1 CS amp open loop
Section 2: CS with Rsf gain controlled
Section 3: CD amp

## Common source (CS)

Designing procedure of common source MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

## Section 1: Common Source with Source Resistance Bypassed Configuration (open Loop)

In this configuration, $\mathrm{R}_{\mathrm{S}}$ is bypassed with Cs. The circuit diagram with necessary variables is provided in CS Fig.1.


CS Figure 1: MOSFET Common Source


CS Figure 2: MOSFET characteristics, Example not your Q-point


CS Figure 3: Common Source Small Signal Equivalent Circuit

## CS Part 1: Measure the device parameters

For the design of the amplifier, the 3 parameter values required are $r_{0}$ and $g m$. Derived from the transistor characteristics curve shown in CS Fig.2, one can set an approximate Q-point (VDS $I_{D}$ ) in the active region and measure ro and $g m$. We will solve for $V_{D S}$ and estimate ID.

Solve for $\mathrm{V}_{\mathrm{DS}}$ see below.
For an approximate $I_{D} Q$-point use $I_{D} \approx 2.2$ * $I_{\text {oad }}$ this is not the solution to your design Q-point. We can use an approximate $I_{D}$ because ro and gm will not very much with small changes in $Q$ point.
ro $=\Delta V_{D S} / \Delta I_{D}$ the slope of a line thru Q-point
$\mathrm{gm}=\Delta \mathrm{I}_{\mathrm{D}} / \Delta \mathrm{V}_{\mathrm{SG}}$ measured around Q -point
Plot the estimated Q-point ( $\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}$ ) on the MOSFET characteristics curve.
From the curves estimate VDSsat the point where the curve begins to flattens out $\approx 1 \mathrm{Vdc}$

## CS Part 2: Determine the Q-point.

Start with your MOSFET determine the Q-pint and select the bias 4 resistors.

## CS Step 2.1: Choose Vs

Set $\mathrm{V}_{\mathrm{S}}=$ between 2 V to 3 V . provides negative feedback DC bias

## CS Step 2.2: Calculate the midpoint $V_{D}$.

Midpoint selection will allow for maximum output voltage swing.
We will add $20 \%$ to Vout so the design is not on the edge of the solution.

$$
\begin{aligned}
& V_{D(\max )}=V_{D D}-(\text { Vout }+20 \% \text { Vout }) \\
& V_{D(\min )}=V_{S}+V_{D S} \text { sat }+(\text { Vout }+20 \% \text { Vout }) \\
& V_{D}=\left(V_{D(\text { max })}+V_{D(\text { min })}\right) / 2 \quad \text { Midpoint } V_{D} \text { Q-point } \\
& V_{D S}=V_{D}-V_{S}
\end{aligned}
$$

## CS Step 2.3: Calculate R $\mathrm{R}_{\mathrm{D}}$.

The DC equation: $\quad V_{D D}-V_{D}=V_{R D}=R_{D} I_{D}$
The AC equation: $\quad$ Vout $=i_{d}\left(R_{D}\left\|r_{o}\right\| R_{L}\right)$
Combined equation: Vout $=\mathrm{V}_{\mathrm{RD}}\left(\mathrm{r}_{\mathrm{o}} \| \mathrm{R}_{\mathrm{L}}\right) /\left(\mathrm{Rc}_{\mathrm{c}}+\left(\mathrm{r}_{\mathrm{o}} \| \mathrm{R}_{\mathrm{L}}\right)\right)$
Rewriting to solve for $\mathrm{R}_{\mathrm{D}}$.
Added $20 \%$ Vout to move $l_{D}$ off the edger

$$
R_{D}=\frac{v_{D D}-V_{D}}{v_{\text {out }}+20 \% V_{\text {out }}}\left(r_{o} \| R_{L}\right)-\left(r_{o} \| R_{L}\right)
$$

CS Step 2.4: Calculate $I_{D}$.
$I_{D}=\left(V_{D D}-V_{D}\right) / R_{D}$
Thus, Q-point is $\left(\mathrm{V}_{\mathrm{Ds}}, \mathrm{I}_{\mathrm{D}}\right)$.

CS Step 2.5: Find VSG, and $\mathrm{V}_{\mathrm{G}}$
Plot the Q-point ( $\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}$ ) on the MOSFET characteristics curve.
From the curves, find VSG.
$V_{G}=V_{S}+V_{S G}$

CS Part 3: Determine bias resistors.

CS Step 3.1: Calculate Rs.
$\mathrm{I}_{\mathrm{S}}=\mathrm{I}_{\mathrm{D}}$
$\therefore \mathrm{R}_{\mathrm{S}}=\frac{\mathrm{V}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{S}}}$

CS Step 3.2: Calculate $\mathbf{R}_{\mathrm{g} 1}, \mathbf{R}_{\mathrm{g} 2}$. Based on required value for Rin.
Set Rin to desired value
$\mathrm{V}_{\mathrm{G}}=\mathrm{V}_{\mathrm{S}}+\mathrm{VSG}$
Rin desired $=$ RinW
Rin2W = RinW - Ri desired Rin2
$\mathrm{Rg} 1=\left(\mathrm{Vdd} / \mathrm{V}_{\mathrm{G}}\right)$ Rin2W
$\mathrm{Rg} 2=\mathrm{Rg} 1 \mathrm{~V}_{\mathrm{G}} /\left(\mathrm{Vdd}-\mathrm{V}_{\mathrm{G}}\right)$

Check Rin meets requierments
Rin2 $=\mathrm{Rg}=\mathrm{Rg} 1| | \mathrm{Rg} 2$
$\operatorname{Rin}=R i+R i n 2$

## CS Part 4: Calculating impedance and Gain

Refer to the small signal equivalent of the circuit you have just built in CS Fig. 3. We can calculate the following:

CS Step 4.1: Input Impedance:

$$
\begin{aligned}
& \text { Rin2 }=R g=R_{g 1} \| R_{g 2} \quad R_{S} \text { completely bypassed } \\
& R i n=R i n 2+R i
\end{aligned}
$$

CS Step 4.2: Output Impedance
Rout $=R_{D} \| r_{0} . \quad R_{S}$ completely bypassed i.e. $R s f=0$

```
CS Step 4.3: Voltage Gain AC equations
Recall Rin2 = Rg = \(\mathrm{R}_{\mathrm{g} 1}| | \mathrm{R}_{\mathrm{g} 2}\)
Vout = - gm Vsg(Rd || ro || Rload)
Vin \(=((\) Rin2 + Ri) \(/\) Rin2) Vin2 \(=(\) Rin/Rin2) Vin2
Vin2 \(=\) Vsg If Rsf \(=0\)
```

Av2 = Vout / Vin2= - gm Vsg(Rd || ro || Rload) / Vsg

Cancel Vsg Av2 = - gm (Rd || ro || Rload $)$
Av $=$ Vout $/ \operatorname{Vin}=\operatorname{Av2}(\operatorname{Rin} 2 / \operatorname{Rin} 2+\operatorname{Ri})=-(\operatorname{Rin} 2 / \operatorname{Rin})^{*}$ gm $(\operatorname{Rd}|\mid$ ro $| \mid$ Rload $)$

## CS Step 4.4: Current Gain

$$
\mathrm{Ai}=\frac{\mathrm{Iload}}{\mathrm{Iin}}=\frac{\mathrm{Vout} / \mathrm{Rload}^{2}}{\mathrm{Vin} / \mathrm{Rin}_{\text {in }}}=\mathrm{Av} \frac{\mathrm{Rin}}{\text { Rload }}
$$

## CS Step 4.5: Power gain

G = Pout / Pin = Vout * lload / Vin * lin = Av *Ai
In decibels $G_{d B}=10 \log \left(A v{ }^{*} A i\right)$

## CS Step 4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.
Vin $=$ Vout / Av
The open circuit voltage of the generator to produce the required output voltage.
Because of Voltage divider because the output impedance of the Rgen $=50 \Omega$
Vgen = Vin (Rgen + Rin) / Rin
Use this value in LTspice and the laboratory Function generator

## CS Part 5: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select $\mathrm{C}_{\text {in }}, \mathrm{C}_{\text {out }}$ and $\mathrm{C}_{s}$ which jointly would set the low cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it $f_{L}$. Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$
\text { BWshrinkage }=\sqrt{2^{\frac{1}{n}}-1}
$$

Where n is the number of poles for low frequency breakpoints at same frequency.

$$
f_{L}=\frac{f_{C_{\text {in }}}+f_{C_{\text {out }}}+f_{C_{E}}}{3 \sqrt{2^{\frac{1}{3}}-1}}
$$

Setting the 3 frequencies equal, we get,
$\mathrm{f}_{\text {Cin }}=\mathrm{f}_{\text {cout }}=\mathrm{f}_{\mathrm{CS}}=\mathrm{f}_{\mathrm{L}} \sqrt{2^{1 / 3-1}}=\mathrm{FL}$ *BWshrinkage
Find the C for each breakpoint $\mathrm{f}_{\mathrm{Cin}}, \mathrm{f}_{\text {Cout }}$, and $\mathrm{f}_{\mathrm{CE}}$ where $\mathrm{n}=3$.
$\mathrm{C}=\frac{1}{2 \pi f_{\mathrm{C}}(\mathrm{R} \text { seen by } \mathrm{C})}$
Where $C$ is the capacitor that sets the breakpoint $f_{C}$
$R$ is the Thevenin equivalent resistance seen by the capacitor.

$$
R_{C s}=R s\left\|\left(r o+R_{D} \| R_{\text {Load }}\right)\right\|(1 / \mathrm{gm})
$$

The following table enlists the particular expressions.

| Rsig | Rgen+Ri |
| :---: | :---: |
| $\mathrm{Cin}_{\text {in }}$ | Rsig + Rin2 |
| Cout | Rload + Rout |
| Cs | Rs \|| ( ro + R $\left.\mathrm{R}_{\mathrm{D}}\| \| \mathrm{R}_{\text {Load }}\right)$ \|| ( $1 / \mathrm{gm}$ ) |
| $\mathrm{C}_{\text {hi }}$ | Rsig \|| Rin2 |
| $\mathrm{C}_{\text {hi2 }}$ | Rout \|| Rload |

CS Table 1: Resistance Seen By Capacitors
$C_{h i}$, on the contrary, sets the higher cut-off frequency $f_{H}$ which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band
shrinkage factor with $n=2$. We need only to find a two poles at $F_{h} /$ bandshrinage $=f_{\text {chi }}=f_{\text {ch2 }}$ to set the high frequency cutoff.

Set Fchi $=$ Fchi2 $=\mathrm{Fh} / \sqrt{2^{1 / 2}-1}=\mathrm{FH} /$ BWshrinkage
Rin2 $=$ Rg1 || Rg2
R seen by $\mathrm{C}_{\text {hi }} \quad \mathrm{R}_{\text {Chi }}=($ Rgen +Ri$) \|$ Rin2

$$
\mathrm{C}_{\mathrm{hi}}=\frac{1}{2 \pi \mathrm{f}_{\mathrm{Chi}}\left(\mathrm{R} \mathrm{seen} \mathrm{by} \mathrm{C}_{\mathrm{hi}}\right)}
$$

R seen by $\mathrm{C}_{\text {hi2 }} \quad \mathrm{R}_{\text {chi2 }}=$ Rout || Rload

$$
\mathrm{C}_{\mathrm{hi} 2}=\frac{1}{2 \pi \mathrm{f}_{\mathrm{Chi} 2}\left(\mathrm{R} \mathrm{seen} \mathrm{by} \mathrm{C}_{\mathrm{hi} 2}\right)}
$$

## Section 2: Common Source with source degeneration (partial Rs bypassed)

## Common source with source degeneration (CSwRsf)

Designing procedure of common source MOSFET amplifier with source degeneration can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

## Common Source with Source Resistance partially Bypassed (CSwRsf)

In this configuration, $\mathrm{R}_{\mathrm{s}}$ is bypassed with Cs . The circuit diagram with necessary variables is provided in CSwRsf Fig. 1.


CSwRsf Figure 1: MOSFET Common Source



CSwRsf Figure 2: MOSFET characteristics, Example not your Q-point


CSwRsf Figure 3: Common Source Small Signal Equivalent Circuit

## CSwRsf Part 1: Measure the device parameters

For the design of the amplifier, the 3 parameter values required are $r_{0}$ and gm. Derived from the transistor characteristics curve shown in CS Fig.2, one can set an approximate Q-point (VDS $I_{D}$ ) in the active region and measure ro and $g m$. We will solve for $V_{D S}$ and estimate ID.

Solve for $V_{D S}$ see below.
For an approximate $I_{D} Q$-point use $I_{D} \approx 2.2$ * $I_{\text {oad }}$ this is not the solution to your design Q-point. We can use an approximate $I_{D}$ because ro and gm will not very much with small changes in $Q$ point.
ro $=\Delta V_{D S} / \Delta I_{D}$ the slope of a line thru Q-point
$\mathrm{gm}=\Delta \mathrm{I}_{\mathrm{D}} / \Delta V$ SG measured around Q-point
Plot the estimated Q-point ( $\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}$ ) on the MOSFET characteristics curve.
From the curves estimate VDSsat the point where the curve begins to flattens out $\approx 1 \mathrm{Vdc}$

## CSwRsf Part 2: Determine the Q-point.

Start with your MOSFET determine the Q-pint and select the bias 4 resistors.

## CSwRsf Step 2.1: Choose Vs

Set $\mathrm{V}_{\mathrm{S}}=$ between 2 V to 3 V . To provide negative feedback in DC bias

## CSwRsf Step 2.2: Calculate the midpoint $\mathrm{V}_{\mathrm{D}}$.

Midpoint selection will allow for maximum output voltage swing.
We will add $20 \%$ to Vout so the design is not on the edge of the solution.

$$
\begin{aligned}
& V_{D(\max )}=V_{D D}-(\text { Vout }+20 \% \text { Vout }) \\
& V_{D(\min )}=V_{S}+V_{D S} \text { sat }+(\text { Vout }+20 \% \text { Vout }) \\
& V_{D}=\left(V_{D(\text { max })}+V_{D(\text { min })}\right) / 2 \quad \text { Midpoint } V_{D} \text { Q-point } \\
& V_{D S}=V_{D}-V_{S}
\end{aligned}
$$

## CSwRsf Step 2.3: Calculate $\mathbf{R}_{\mathrm{D}}$.

The DC equation: $\quad V_{D D}-V_{D}=V_{R D}=R_{D} I_{D}$ Voltage across $R_{D}$
The $A C$ equation: $\quad V o u t=i_{d}\left(R_{D}\left\|r_{0}\right\| R_{L}\right)$
Combined equation: Vout $=\mathrm{V}_{\mathrm{RD}}\left(\mathrm{r}_{\mathrm{o}} \| \mathrm{R}_{\mathrm{L}}\right) /\left(\mathrm{R}_{\mathrm{D}}+\left(\mathrm{r}_{\mathrm{o}}| | \mathrm{R}_{\mathrm{L}}\right)\right)$
Rewriting to solve for $R_{D}$.

$$
R_{D}=\frac{v_{D D}-V_{D}}{v_{\text {out }}+20 \% V_{\text {out }}}\left(r_{o} \| R_{L}\right)-\left(r_{o} \| R_{L}\right)
$$

## CSwRsf Step 2.4: Calculate $I_{D}$.

$I_{D}=\left(V_{D D}-V_{D}\right) / R_{D}$
$I_{S}=I_{D}$

Thus, Q-point is ( $\mathrm{V}_{\mathrm{Ds}}, \mathrm{l}_{\mathrm{D}}$ ).

## CSwRsf Step 2.5: Find DC bias $\mathrm{V}_{\mathrm{sG}}$, and $\mathrm{V}_{\mathrm{G}}$

Plot the Q-point ( $\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}$ ) on the MOSFET characteristics curve.
From the curves, find $\mathrm{V}_{\mathrm{SG}}$.
$V_{G}=V_{S}+V_{S G}$

## CSwRsf Part 3: Determine bias resistors.

CSwRsf Step 3.1: Calculate $\mathbf{R}_{\mathbf{g} 1}, \mathbf{R}_{\mathbf{g} 2}$. Based on required value for Rin.
Set Rin to desired value
$V_{G}=V_{S}+V_{S G} \quad D C$ bias point values.
Rin desired $=$ RinW
Rin2W = RinW - Ri desired Rin2W
$\mathrm{Rg} 1=\left(\mathrm{Vdd} / \mathrm{V}_{\mathrm{G}}\right)$ Rin2W
$\mathrm{Rg} 2=\mathrm{Rg} 1 \mathrm{~V}_{\mathrm{G}} /\left(\mathrm{Vdd}-\mathrm{V}_{\mathrm{G}}\right)$

Check Rin meets requierments
Rin2 $=\mathrm{Rg}=\mathrm{Rg} 1$ || Rg2
$\operatorname{Rin}=R i+R i n 2$

## CSwRsf Step 3.2: Calculate Rsf from required gain.

$I_{S}=I_{D}$
$\therefore \mathrm{R}_{\mathrm{S}}=\frac{\mathrm{V}_{\mathrm{s}}}{\mathrm{I}_{\mathrm{S}}}=\mathrm{Rsf}+\mathrm{Rsb} \quad$ total DC source resister.
Recall Rin2 $=\mathrm{Rg}=\mathrm{R}_{\mathrm{g} 1}| | \mathrm{R}_{\mathrm{g} 2}$
Vout $=-\mathrm{gm}$ Vsg( $\mathrm{R}_{\mathrm{D}}| |$ Rload || $\left(\mathrm{r}_{\mathrm{o}}+\mathrm{Rsf}| | 1 / \mathrm{gm}\right)$

Vin $=(($ Rin2 $+R i) / R i n 2)$ Vin2
Vin2 $=\mathrm{Vsg}+\mathrm{V}_{\mathrm{s}} \quad \mathrm{AC}$ voltage signal.
Vin2 $=\mathrm{Vsg}+(\mathrm{gm} \mathrm{Vsg}){ }^{*}$ Rsf $=\mathrm{Vsg}(1+\mathrm{gm} \mathrm{Rsf})$
Av2 = Vout $/ \operatorname{Vin} 2=\left(-\operatorname{gm} \operatorname{Vsg}\left(R_{D}| |\left(r_{0}+(R s f| | 1 / g m)\right)| | R l o a d\right)\right) / V s g(1+g m$ Rsf)

$\mathrm{Av}=\mathrm{Av2}(\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i))$
$A v=$ Vout $/ \operatorname{Vin}=(\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i))^{*}\left(-\operatorname{gm}\left(R_{D} \|\left(r_{0}+(R s f| | 1 / g m)\right)| | R l o a d\right) /(1+g m\right.$ Rsf $\left.)\right)$

Rearrange $A v=-\mathrm{gm}(\operatorname{Rin} 2 /(\operatorname{Rin} 2+\operatorname{Ri})){ }^{*}\left(R_{D}| | R l o a d \|\left(r_{0}+(R s f| | 1 / g m)\right) /(1+g m R s f)\right.$
1 +gm Rsf $=-\mathrm{gm}(\operatorname{Rin} 2 /(\operatorname{Rin} 2+\operatorname{Ri})) *\left(R d| | R l o a d \|\left(r_{o}+(R s f| | 1 / g m)\right)\right) / A v$
Note: $A v$ is negative.
Rsf $\left.=-\left((\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i)) *\left(R d| | R l o a d \|\left(r_{0}+(R s f| | 1 / g m)\right)\right) / A v\right)\right)-1 / g m$
We do not have Rsf yet so we will approximate the term
ro + Rsf || 1/gm $\approx$ ro
Yielding Rsf $\left.=\left((\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i)) *\left(R d\|R l o a d\| r_{0}\right)\right) / A v\right)-1 / g m$

CSwRsf Step 3.2: Calculate $\mathbf{R}_{\mathbf{g} 1}, \mathbf{R}_{\mathbf{g} 2}$. Based on required value for Rin.
Set Rin to desired value
$V_{G}=V_{S}+V_{S G} \quad D C$ bias point values.
Rin desired $=$ RinW
Rin2W = RinW - Ri desired Rin2W
Rg1 $=\left(\mathrm{Vdd} / \mathrm{V}_{\mathrm{G}}\right)$ Rin2W
$\mathrm{Rg} 2=\mathrm{Rg} 1 \mathrm{~V}_{\mathrm{G}} /\left(\mathrm{Vdd}-\mathrm{V}_{\mathrm{G}}\right)$

Check Rin meets requierments
Rin2 $=\mathrm{Rg}=\mathrm{Rg} 1$ || Rg2
$R i n=R i+R i n 2$

## CSwRsf Part 4: Calculating impedance and Gain

Refer to the small signal equivalent of the circuit you have just built in CS Fig. 3. We can calculate the following:

CSwRsf Step 4.1: Input Impedance:

$$
\begin{aligned}
& \operatorname{Rin} 2=R g=R_{\mathrm{g} 1}| | \mathrm{R}_{\mathrm{g} 2} \\
& \operatorname{Rin}=\operatorname{Rin} 2+\mathrm{Ri}
\end{aligned}
$$

## CS wRsf Step 4.2: Output Impedance

Derivation of the equation for the resistance looking into the drain.
$I_{x}$ current from the test voltage $\mathrm{v}_{\mathrm{x}}$ applied to the Drain of MOSFET we will ignore Rd for now.


CSwRfs Figure 4: Small signal equivalent circuit Drain resistance.
Vsg $=-\mathrm{i}_{\mathrm{x}}$ Rsf $\quad$ Vsg caused by applied test voltage, $\mathrm{v}_{\mathrm{g}}$ gate voltage $=0 \mathrm{v}$ (AC signal voltage $)$.

- gm( - $\mathrm{i}_{\mathrm{x}}$ Rsf ) Current in the dependent source of MOSFET (AC signal current)

Current flowing thru $r_{0} \quad i_{r o}=i_{x}-g m\left(-i_{x} R s f\right)=i_{x}+g m i_{x} R s f$
$V_{x}=r_{0}\left(i_{x}+g m i_{x} R s f\right)+i_{x} R s f \quad$ divide thru by $i_{x}$
The equation for the resistance looking into MOSFET Drain.
$V_{x} / i_{x}=r_{0}(1+g m R s f)+R s f=r o+r o g m R s f+R s f$
Now apply Rd in parallel with impedance looking into MOSFET Drain.
Rout $=\operatorname{Rd}\left\|\left(r_{0}(1+g m R s f)+R s f\right)=R d\right\|(r o+r o g m R s f+R s f)$

## CSwRsf Step 4.3: Voltage Gain calculated

Recall Rin2 $=\mathrm{Rg}=\mathrm{R}_{\mathrm{g} 1}| | \mathrm{R}_{\mathrm{g} 2}$
Vout $=-$ gm Vsg (AC load) $=-$ gm Vsg( $R_{D} \|$ Rload || (ro + ro gm Rsf + Rsf) $)$
Vin $=($ Rin2 $+R i / R i n 2)$ Vin2
Vin2 $=$ Vout $/$ Av2
$\mathrm{Vin} 2=\mathrm{Vsg}+\mathrm{V}_{\mathrm{s}}$ AC voltage signals.
$\mathrm{i}_{\mathrm{s}}=\mathrm{gm}$ * Vsg AC signal current not bias current Is
$\mathrm{Vin} 2=\mathrm{Vsg}+\mathrm{Rsf}{ }^{*} \mathrm{i}_{\mathrm{s}}=\mathrm{Vsg}+\operatorname{Rsf}(\mathrm{gm} * \mathrm{Vsg})=\mathrm{Vsg}(1+\mathrm{gm} \mathrm{Rsf})$

$A v=$ Vout $/ \operatorname{Vin}=-\left((\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i)) * g m V s g\left(R_{D}| | R l o a d \|(\right.\right.$ ro + ro gm Rsf + Rsf) $) /$ Vsg (1 +gm Rsf)

Rearrange $A v=-g m\left((\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i))\left(R_{D}\|R l o a d\|(r o+r o g m R s f+R s f)\right) /(1+\right.$ gm Rsf)
This is the calculated value for Av using the components that we selected.
$A v=$ Vout $/$ Vin $=-\mathrm{gm}\left((\operatorname{Rin} 2 /(\operatorname{Rin} 2+R i))\left(R_{D}\|R l o a d\|(r o+r o g m R s f+R s f)\right) /(1+g m R s f)\right.$
This gain will be higher than out design value because we made an approximation in step CSwRsf Step 3.2 above for finding Rsf. ro + Rsf || 1/gm $\approx$ ro

## CSwRsf Step 4.4: Current Gain

$$
\mathrm{Ai}=\frac{\text { Iload }}{\text { Iin }}=\frac{\mathrm{Vout} / \text { Rload }}{\mathrm{Vin} /{ }_{\text {Rin }}}=\mathrm{Av} \frac{\mathrm{Rin}}{\mathrm{Rload}}
$$

## CSwRsf Step 4.5: Power gain

$\mathrm{G}=$ Pout $/$ Pin $=$ Vout * lload / Vin * lin $=A v$ * Ai
In decibels $G_{d B}=10 \log \left(A v{ }^{*} A i\right)$

## CSwRsf Step 4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.
Vin = Vout / Av
The open circuit voltage of the generator to produce the required output voltage.
Because of Voltage divider because the output impedance of the Rgen $=50 \Omega$
Vgen = Vin (Rgen + Rin) / Rin
Use this value in LTspice and the laboratory Function generator

## CSwRsf Part 5: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select $\mathrm{C}_{\text {in }}, \mathrm{C}_{\text {out }}$ and $\mathrm{C}_{s}$ which jointly would set the low cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it $f_{L}$. Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$
\text { BWshrinkage }=\sqrt{2^{\frac{1}{n}}-1}
$$

Where n is the number of poles for low frequency breakpoints at same frequency.

$$
f_{L}=\frac{f_{C_{\text {in }}}+f_{C_{\text {out }}}+f_{C_{E}}}{3 \sqrt{2^{\frac{1}{3}}-1}}
$$

Setting 3 frequencies equal, we get,
$\mathrm{f}_{\mathrm{Cin}}=\mathrm{f}_{\mathrm{Cout}}=\mathrm{f}_{\mathrm{CS}}=\mathrm{f}_{\mathrm{L}} \sqrt{2^{1 / 3}-1}=\mathrm{FL}$ *BWshrinkage
Find the C for each breakpoint $\mathrm{f}_{\mathrm{Cin}}, \mathrm{f}_{\mathrm{Cout}}$, and $\mathrm{f}_{\mathrm{CE}}$ where $\mathrm{n}=3$.
$\mathrm{C}=\frac{1}{2 \pi f_{\mathrm{C}}(\mathrm{R} \mathrm{seen} \text { by } \mathrm{C})}$
Where $C$ is the capacitor that sets the breakpoint $f_{C}$
$R$ is the Thevenin equivalent resistance seen by the capacitor.

$$
\mathrm{R}_{\mathrm{Cs}}=\operatorname{Rsb} \|\left(\mathrm{Rsf}^{2}+\left(\mathrm{ro}+\mathrm{R}_{\mathrm{D}} \| \mathrm{R}_{\mathrm{Load}}\right) \|(1 / \mathrm{gm})\right)
$$

The following table enlists the particular expressions.

| Rsig | Rgen+Ri |
| :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Rsig + Rin2 |
| Cout | RL + Rout |
| Cs | Rsb \|| ( Rsf + ( ro + ( $\left.\left.\left.\mathrm{R}_{\mathrm{D}} \\| \mathrm{R}_{\text {Load }}\right)\right) \\|(1 / \mathrm{gm})\right)$ |
| $\mathrm{Ch}_{\mathrm{hi}}$ | Rsig \|| Rin2 |
| Chi2 | Rout \|| Rload |

CSav Table 1: Resistance Seen By Capacitors
$C_{h i}$, on the contrary, sets the higher cut-off frequency $f_{H}$ which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with $n=2$. We need only to find a two poles at $F_{h} /$ bandshrinage $=f_{c h i}=f_{\text {ch2 }}$ to set the high frequency cutoff.

Set Fchi $=$ Fchi2 $=\mathrm{Fh} / \sqrt{2^{1 / 2}-1}=\mathrm{FH} /$ BWshrinkage
Rin2 $=$ Rg1 || Rg2
R seen by $\mathrm{C}_{\mathrm{hi}} \quad \mathrm{R}_{\mathrm{chi}}=($ Rgen +Ri$) \|$ Rin2
$C_{h i}=\frac{1}{2 \pi f_{\text {Chi }}\left(\text { R seen by } \mathrm{C}_{\text {hi }}\right)}$

R seen by $\mathrm{C}_{\text {hi2 }} \quad \mathrm{R}_{\text {Chi2 }}=$ Rout || Rload
$\mathrm{C}_{\mathrm{hi} 2}=\frac{1}{2 \pi \mathrm{f}_{\mathrm{Chi} 2}\left(\mathrm{R} \text { seen by } \mathrm{C}_{\mathrm{hi} 2}\right)}$

## Section 3: Common Drain (CD)

Designing procedure of common drain MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

For common drain configuration, the circuit diagram in CD Fig.1. The small signal equivalent model in CD Fig. 3.

For this configuration, same steps are involved for the calculation of $\mathrm{Rg} 1, \mathrm{Rg} 2$ and $\mathrm{R}_{\mathrm{S}}$ with few minor changes. Note that $R_{D}$ is absent in this case and we have added an isolation resister Riso because of the capacitive loading of Chi2.

## CD Part 1: Measure the device parameters

CD Step 1.1: We need to estimate a Q-point to find an estimate for Vdssat, ro and gm.
For the design of the amplifier, the 3 parameter values required are $r_{0}$ and gm. Derived from the transistor characteristics curve shown in CD Fig.2, one can set an approximate Q-point ( $\mathrm{V}_{\mathrm{DS}}$ and $I_{D}$ ) in the active region and measure ro and $g m$. We will solve for $V_{D S}$ and estimate $I_{D}$.

Solve for $V_{D S}$ see below.
For an estimated $I_{D}$ Q-point use $I_{D} \approx 3^{*} I_{\text {load }}$ this is not the solution to your design Q-point. We can use an estimated $I_{D}$ because ro and gm will not very much with small changes in Q-point.
$r o=\Delta V_{D S} / \Delta I_{D}$ the slope of a line thru the estimated Q-point
$g m=\Delta I_{D} / \Delta V S G$ measured around the estimated Q-point
Plot the estimated Q-point ( $\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}$ ) on the MOSFET characteristics curve.
From the curves CD Fig. 2 estimate $V_{D S}$ sat the point where the curve begins to flattens out $\approx 1$
Vdc

## CD Part 2: Find the Q-point

## CD Step 2.1: Derive Vs Q-point

We will start with $\mathrm{V}_{\mathrm{s}}(\max )$ and $\mathrm{V}_{\mathrm{s}}(\min )$.
VoutSource $=$ Vout $+I_{\text {Load }}{ }^{*}$ Riso Vout at the source
$V_{S}(\max )=$ Vdd $-V_{D S}$ sat $-($ VoutSource $+20 \%$ VoutSource $)$
$\mathrm{V}_{\mathrm{S}}(\mathrm{min})=$ VoutSource $+20 \%$ VoutSource
$\mathrm{V}_{\mathrm{S}}=\left(\mathrm{V}_{\mathrm{S}}(\max )+\mathrm{V}_{\mathrm{S}}(\min )\right) / 2 \quad$ Midpoint $\mathrm{V}_{\mathrm{S}} \mathrm{Q}$-point
$V_{D S}=V_{D}-V_{S}$


CD Figure 1: MOSFET Common Drain CD configuration

TEKTRONIX 571 Curve Tracer


CD Figure 2: CD MOSFET curve.


CD Figure 3: Small signal equivalent model for common drain model

## CD Part 3: Determine bias resistors

## CD Step 3.1: Now find the value of $R_{s}$ and $I_{s}$

We need a higher VoutSource then Vout because of voltage divider Riso, Rload.
VoutSource $=$ Vout * (Rload + Riso) / Rload $=$ Vout + ILoad *Riso
The DC equation: $\quad V_{S}=V_{R S}=R_{S} I_{s}$
The AC equation: $\quad$ VoutSource $=i_{s}\left(R_{s}\left\|r_{\mathrm{r}}\right\|\left(R_{\text {Load }}+\right.\right.$ Riso $\left.)\right)$

$\mathrm{R}_{\mathrm{S}}=\frac{\mathrm{V}_{\mathrm{S}}}{\mathrm{V}_{\text {out }} \text { Source } 20 \% \mathrm{~V}_{\text {out }} S \text { Surce }}\left(\mathrm{r}_{\mathrm{o}} \|\left(\mathrm{R}_{\mathrm{L}}+\right.\right.$ Riso $\left.)\right)-\left(\mathrm{r}_{\mathrm{o}} \|\left(\mathrm{R}_{\mathrm{L}}+\right.\right.$ Riso $\left.)\right) \quad$ Rearrange combined equation
Calculate Is
$\mathrm{I}_{\mathrm{S}}=\mathrm{I}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}} / \mathrm{R}_{\mathrm{S}}$

## CD Step 3.2: Calculate $\mathbf{R}_{\mathbf{g 1}}, \mathbf{R g}_{2}$. Set Rin to desired value

$V_{G}=V_{S}+V_{S G}$
Rin desired $=$ RinW
Rin2W $=$ RinW - Ri
Rg1 $=\left(\mathrm{Vdd} / \mathrm{V}_{\mathrm{G}}\right)$ Rin2W
$\mathrm{Rg} 2=\mathrm{Rg} 1 \mathrm{Vg} /(\mathrm{Vdd}-\mathrm{Vg})$
Check Rin meets requirements
Rin2 $=\mathrm{Rg}=\mathrm{Rg} 1| | \mathrm{Rg} 2$
Rin $=\mathrm{Ri}+\mathrm{Rin} 2$
Rout $=(\operatorname{Rs}| |$ ro || (1 / gm ) ) + Riso

## CD Part 4: Calculate Rin, Rout, Av, and Ai

CD Step 4.1: Input Impedance:
Rin2 $=R g=R_{g 1}| | R_{g} 2$
$\operatorname{Rin}=\operatorname{Rin} 2+R i$

## CD Step 4.2: Output Impedance

Rout =( Rs || ro || (1/gm ) )+ Riso

## CD Step 4.3: Calculation of Av Voltage Gain

Referring to CD Fig.3, let us find $\frac{v_{\text {out }}}{v_{i n}}$ which would be a key step in calculating Av.
$R i n=R i+R i n 2$

Rin2 $=\operatorname{Rg}=\mathrm{Rg} 1| | \mathrm{Rg} 2$

Rout $=($ Rs || ro || $(1 / \mathrm{gm}))+$ Riso Looking into the CD amp output.

VoutSource = gm Vsg (Rs || ro || (Rload + Riso)) Voltage across Rload + Riso.
Vout $=$ VoutSource * (Rload / (Rload + Riso) $)$ Voltage divider to Vout from VoutSource.

Voltage at the function generator $\quad$ Vin $=$ Vin2 $($ Rin $/$ Rin2 $)$

Voltage at the Gate $\quad$ Vin2 $=\mathrm{Vsg}+$ VoutSource $A C$ equation.

Vin2 $=\operatorname{Vsg}+\mathrm{gm} \operatorname{Vsg}(\operatorname{Rs}| |$ ro || (Rload + Riso $))=\operatorname{Vsg}(1+$ gm(Rs || ro || (Rload + Riso $)))$
Av3 = VoutSource $/$ Vin2= gm (Rs || ro || (Rload+ Riso) $) /(1+$ gm(Rs || ro || (Rload+ Riso) $)$

Av $=$ Vout $/$ Vin $=($ Rin2 $/ \operatorname{Rin}) *($ Rload $/($ Rload + Riso $) ~) ~ * A v 3$

Thus, the voltage gain should be close to 1 . Hence, the output follows the input. So, the Common Drain configuration is known as Source follower.

## CD Step 4.4: Current Gain

$$
\mathrm{Ai}=\frac{\mathrm{Iload}}{\mathrm{Iin}}=\frac{\mathrm{Vout} / \mathrm{Rload}^{2}}{\mathrm{Vin} / \mathrm{Rin}_{\text {in }}}=\mathrm{Av} \frac{\mathrm{Rin}}{\text { Rload }}
$$

## CD Step 4.5: Power gain

G = Pout / Pin = Vout * lload / Vin * lin = Av *Ai
In decibels $\mathrm{G}_{\mathrm{dB}}=10 \log \left(\mathrm{Av}{ }^{*} \mathrm{Ai}\right)$

## CD Step 4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.
Vin $=$ Vout $/$ Av

The open circuit voltage of the generator to produce the required output voltage.
Because of Voltage divider because the output impedance of the Rgen $=50 \Omega$
Vgen = Vin (Rgen + Rin) / Rin
Use this value in LTspice and the laboratory Function generator

## CD Part 5: Frequency response.

The capacitor values can be calculated as before, the only difference being $n=2$ for low pass calculations since we are using two capacitors instead of 3.
With the Q-point set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select $\mathrm{C}_{\mathrm{in}}$, and $\mathrm{C}_{\text {out }}$ which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it $f_{L}$. Two capacitors will introduce 2 zeros in the transfer function of the system. Because we will set 2 zeros at the same frequency we must use the Band Width Shrinkage factor.

BWshrinkage $=\sqrt{2^{\frac{1}{n}}-1} \quad \mathrm{n}=2$
Where n is the number of zeros for low frequency breakpoints at same frequency.

Setting 2 frequencies equal, we get,
$\mathrm{f}_{\text {Cin }}=\mathrm{f}_{\text {cout }}=\mathrm{f}_{\mathrm{L}} \sqrt{2^{1 / 2-1}}=\mathrm{FL}$ * BWshrinage
Find the C for each breakpoint $\mathrm{f}_{\text {Cin }}$, and $\mathrm{f}_{\text {cout }}$, where $\mathrm{n}=2$.
$\mathrm{C}=\frac{1}{2 \pi \mathrm{f}_{\mathrm{C}}(\mathrm{R} \text { seen by } \mathrm{C})}$
Where $C$ is the capacitor that sets the breakpoint $f_{C}$
$R$ is the Thevenin equivalent resistance seen by the capacitor.
The following table enlists the particular expressions.

| Rsig | Rgen + Ri |
| :--- | :--- |
| $\mathrm{C}_{\text {in }}$ | Rsig + Rin2 |
| Cout | R Load Rout |
| $\mathrm{C}_{\text {hi }}$ | Rsig \\| Rin2 |
| Chi2 | Rout \\| Rload |

## CD Table 1: Resistance Seen By Capacitors

Chi, and Chi2 on the contrary, sets the high cut-off frequency $f_{H}$ which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with $n=2$. We need only to find a two poles at $F_{h} /$ bandshrinage $=f_{c h i}=f_{\text {ch2 }}$ to set the high frequency cutoff.

Set Fchi $=$ Fchi2 $=$ Fh $/ \sqrt{2^{1 / 2}-1}=\mathrm{FH} /$ BWshrinkage
Rin2 $=$ Rg1 || Rg2
R seen by $\mathrm{C}_{\mathrm{hi}} \quad \mathrm{R}_{\mathrm{Chi}}=(\mathrm{Rgen}+\mathrm{Ri})| | R i n 2$

$$
\mathrm{C}_{\mathrm{hi}}=\frac{1}{2 \pi f_{\mathrm{Chi}}\left(\mathrm{R} \mathrm{seen} \mathrm{by} \mathrm{C}_{\mathrm{hi}}\right)}
$$

R seen by $\mathrm{C}_{\text {hi2 }} \quad \mathrm{R}_{\text {Chi2 }}=$ Rout || Rload
$\mathrm{C}_{\text {hi2 }}=\frac{1}{2 \pi \mathrm{f}_{\text {Chi2 }}\left(\mathrm{R} \text { seen by } \mathrm{C}_{\text {hi2 }}\right)}$

